



07-31-00

EXPRESS MAIL NO.: EK039197480US

IN THE UNITED STATES PATENT AND TRADEMARK

Box CPA
Assistant Commissioner for Patents
Washington, D.C. 20231

Attorney's Docket No.: 14013-13CPA

FILING TRANSMITTAL

Transmitted herewith for filing is the Continued Prosecution Application filed under 37 CFR §1.53(b) of: Pankaj Malhotra and Michael Segal.

For: "USING PROFILES TO PERFORM BIT ERROR RATE TESTING"

ENCLOSURES

- ☒ 11 page application including specification, claims and abstract;
- ☒ 03 sheets, Figs. 1-4 of formal drawings;
- ☒ an executed Supplemental Declaration, Power of Attorney & Petition;
- ☒ a postcard for return to us as proof of receipt of the above documents.
- and
- ☒ a copy of the executed Assignment of the invention with a recordation cover sheet, as previously filed;
- ☐ Verified Statement Claiming Small Entity Status (37 CFR 1.9(f) and 1.27(b))
- ☐ an associate power of attorney;
- ☐ a certified copy of the priority document (Under 35 USC 119) is enclosed

TYPE OF FILING

- ☒ This Continued Prosecution Application claims the benefit of an earlier filed U.S. Patent Application Serial No. 09/132,567 filed August 11, 1998 (35 USC 120).
- ☐ This application claims the benefit of the priority date of an earlier filed _____ application (35 USC 119).
- ☐ This is an application filed pursuant to 37 CFR 1.53, permitting receipt of a filing date upon filing of specification, claims and drawings, if required, with applicant being given a

Adjustment date: 06/08/2001 NTEKLEH1
01/08/2001 CVO111 00000002 09132567
01 FC:122

In the event any parts of this application are missing, please treat this as a filing under 37 CFR 1.53 as defined just above.

Adjustment date: 06/19/2002 NTEKLEH1
08/07/2000 CNGUYEN 00000019 09132567
01 FC:131

-690.00 DP CERTIFICATE OF MAILING (37 CFR 1.10(a))

CERTIFICATE OF MAILING BY "EXPRESS MAIL" - Rule 10: I hereby certify that this correspondence is being deposited with the U. S. Postal Service "Express Mail Post Office to Addressee" Service under 37 CFR 1.10 as Express Mail No. EK039197480US addressed to the Box CPA, Assistant Commissioner for Patents, Washington, D.C. 20231 July 28, 2000 by Yselle Gonzalez.

Date: July 28, 2000

Yselle Gonzalez
Yselle Gonzalez

08/07/2000 CNGUYEN 00000019 09132567
01 FC:131 690.00 DP

Tnet
annette: (408) 271-8753

RECEIVED
 AUG 7 2000
 TC 2700 MAIL ROOM
 09/13/2000
 07/28/00
 09/13/2000
 07/28/00
 06/19/2002 NTEKLEH1 00000002 09735293
 01 FC:101
 02 FC:122
 Page 1

FEE CALCULATION

The filing fee has been calculated as shown below:

| | | | SMALL ENTITY | OR | OTHER THAN A SMALL ENTITY | |
|--|----|------------|--------------|------|------------------------------|-------|
| BASIC FEE Design Patent | | | \$155 | \$ | \$310 | \$ |
| BASIC FEE Utility Patent | | | \$345 | \$ | \$690 | \$690 |
| EXTRA FEES | | | RATE | FEE | RATE | FEE |
| Total claims | 12 | minus 20 = | x9 = | \$ | x18 = | \$ |
| Independent Claims | 02 | minus 3 = | x39 = | \$ 1 | x78 = | \$ |
| <input type="checkbox"/> Multiple Dep. Claim | | | +130 = | \$ | +260 = | \$ |
| <input checked="" type="checkbox"/> Assignment | | | +40 = | \$ | +40 = | \$40 |
| <input type="checkbox"/> Rule 53 Surcharge | | | +65 = | \$ | +130 = | \$ |
| TOTAL | | | | \$ | | \$730 |

FEE PAYMENT

- ☒ Attached is a check for the sum of \$730.00 to cover the filing fees.
☐ Please charge Account No. _____ the sum of \$AMOUNT

FEE DEFICIENCY

- ☐ Please charge Account No. _____ in the sum of \$AMOUNT
☐ The Commissioner is authorized to charge (or credit any overpayment) to deposit account No. _____:
☐ Any additional filing fees required under 37 CFR 1.16, except Rule 53 filings, which will be paid within the time permitted by PTOL 1533.
☐ Assignment Recordal fees.
☐ The filing fee and surcharge under 37 CFR 1.16, patent application processing fees under 37 CFR 1.17 and patent issue fees under 37 CFR 1.18 are intended to be paid by our firm as they arise. As no abandonment is intended by any inadvertent nonpayment of fees, the Commissioner is hereby authorized to charge payment of such fees as from time to time come due, if not paid prior to due date to our Deposit Account No. _____.
☐ A duplicate copy of this sheet is enclosed.

Dated: July 28, 2000

Respectfully submitted,



Maryam Imam
Reg. No: 38.190

Law Offices of IMAM & ASSOCIATES
Two North Second St., Suite 1100
San Jose, CA 95113
Tel.: (408) 271-8752
Fax: (408)-271-8727

RECEIVED
AUG - 7 2000
T32700 MAIL ROOM

Specification

USING PROFILES TO PERFORM BIT ERROR RATE TESTING

BACKGROUND OF THE INVENTIONCross Reference to Related Applications

This application is a continuation of our prior U.S. patent application Serial No. 09/132,567 filed on August 11, 1998, entitled "Using Profiles to Perform Bit Error Rate Testing".

Field of the Invention

The present invention relates to the field of automation of Bit Error Rate Testing for digital equipment and transmission lines undergoing testing. In particular, the present invention relates to the automatic generation of profiles, which include test parameters, used in such testing.

Description of the Prior Art

Internet Service Providers, ISPs, that deploy Points of Presence, POPs, use what are commonly-known in the industry as T1/E1 transmission lines to interconnect to Central Office (CO) exchange units. Since a significant portion of ISP customers consist of large enterprises and financial institutions, ultrahigh availability of services is often a crucial component in the selection of the ISP. The demarcation point between the local carrier and the ISP is usually the T1/E1 jack, at the ISP premises. If during POP failure, the ISP suspects the T1/E1 links provided by the local carrier are faulty, the problem is escalated to the local carrier, which uses its own equipment to test the lines.

Obviously, if the local carrier does not detect the problem, the ISP will have to dispatch a technician with special test equipment to the POP site to isolate the problem. To reduce expenses, large ISPs manage multiple POPs dispersed over a large geographical area, from a single Network Operating Center (NOC). Therefore, sending a technician to a remote location might be time consuming, which is unacceptable for some of the customers who require ultrahigh network availability, while keeping a technician with test equipment at each POP might incur prohibitive costs. ISPs therefore seek a user-friendly interface to conduct a comprehensive test of the T1/E1 lines from a remote location (usually NOC).

Loopback and BERT are used by carriers and ISPs to aid in problem resolution as well as testing of the quality of transmission links.

Bit Error Rate Testing (BERT) has been used in the industry for testing of various equipment used for digital communications. For example, switches and routers, which are devices that select the path over which a given piece of data will travel to its destination, interface with transmission lines carrying channels of digital information. Testing of these devices and the integrity of the transmission lines is an important task in ensuring the successful transfer of information from its source to its destination. Given that an equipment (or device) such as a router interfaces to multiple transmission lines, it is pertinent to test the quality of each of such lines. Furthermore, there are various different types of tests employed for testing various aspects of each line. Each type of test includes various parameters, such as the bit test pattern, the length of the test and so forth. There can be as many as 20 different test parameters associated with each line.

Currently, in prior art techniques employing BERT, in order to run BERT for each line, the user has to run the test pattern that is assigned to that line and wait for the test to be completed prior to beginning the next test. The next test that is run may be with a different test pattern and/or for a different line. Once the number of tests for a transmission line undergoing testing is completed, the user can then begin testing the next line. This can be a very time-consuming process requiring considerable user interaction since the user must enter all of the parameters every time a test is run on a particular line.

There is therefore a need to automate the process of BERT such as to minimize any user interaction and to decrease the time associated with running BERT thereby increasing system efficiency.

5

SUMMARY OF THE INVENTION

Briefly, a digital system for performing Bit Error Rate Testing (BERT) includes a test equipment coupled to at least one transmission line for transferring digital information between the test equipment and a company office, a bit error generator coupled to the transmission lines for generating test patterns, and a device for storing a plurality of predetermined profiles, each profile having associated therewith at least one parameter for measuring the integrity of the test equipment or the transmission lines, the parameters including one of the generated test patterns. The predetermined profiles may be automatically downloaded for use in testing without user interaction, the test equipment receives information responsive to the profiles sent through the transmission line, wherein the received information is verified against the information included in the profiles for determining the integrity of the test equipment or the transmission lines.

The foregoing and other objects, features and advantages of the invention will no doubt become apparent after reading the following detailed description of the preferred embodiments, which is illustrated in the several figures of the drawing.

25

IN THE DRAWINGS

Fig. 1 shows a preferred embodiment of the present invention using BERT for testing of equipment and/or transmission lines.

Fig. 2 illustrates greater details of the equipment shown in Fig. 1 that is undergoing testing.

Fig. 3 shows a chart including the lengths of various pseudorandom error pattern generators.

Fig. 4 presents a chart of various test pattern types used as parameters in profiles for running BERT.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

5

Referring now to Fig. 1, a digital test system 10 is shown to include a test equipment 12 coupled to a company office (such as the telephone company switch, telco) 18 through a plurality of digital transmission lines 14. The digital test system 10 may be employed by Internet Service Providers (ISPs) that deploy Points of Presences (POPs) and use transmission lines (or links) to interconnect to the Company Office (CO).

The transmission lines may be what are commonly referred to in the industry as T1 or E1 types of communication lines. For example, a T1 type of communication line carries 24 channels of digital information and an E1 transmission line carries 30 channels of information.

The test equipment 12 includes a Bit Error Rate Testing (BERT) pattern generator 16 for generating a pseudo-random or repetitive test pattern used to test the quality of a transmission line as will be further explained below.

The transmission lines 14 transmit information from the company office 18 to the test equipment 12. The test equipment may be any functional apparatus undergoing testing. In the preferred embodiment of Fig. 1, the test equipment 12 is a Cisco router and/or bridge equipment.

The BERT pattern generator 16 provides a pseudorandom or repetitive test pattern that is sent through one or more of the plurality of transmission lines 14 to telco 18. The test pattern is received by the test equipment 12 from telco 18 and compared to the test pattern that was originally sent. If the test pattern that is received by test equipment 12 matches the original test pattern, the transmission lines 14 are declared functional. In the present invention, any equipment and/or data path therethrough may be similarly tested using the test pattern.

In Fig. 2, the test equipment 12 is shown in greater detail to include the BERT pattern generator 16, a Data Controller (DC) block 24, a control logic block 28, a plurality of tristate buffers 26 and a plurality of Line Interface Units (LIU) blocks 32.

The BERT pattern generator 16 is coupled to the control logic block 28 for providing a test pattern thereto. The control logic block 28 is coupled, through the plurality of tristate buffers 26, to the DC controller block 24. The control logic block 28 is further coupled to the LIU blocks 32.

The LIU blocks along with a framer 30 transmit and receive digital information in the form of T1 or E1 format, through the transmission lines 14, from telco switch 18.

During normal operation of the system 10 and upon receipt of information from the telco switch, the DC controller block 24, under the direction of the control logic block 28, processes the incoming frames and transmits the arranged data to various other apparatus (not shown) for further processing. During transmission of information, the DC controller block 24, processes information from other apparatus (not shown), and then attempts to transmit out the data through tristate buffers 26 for transmission thereof through the framer block 30, the LIU blocks 32 and the transmission lines 14 to the telco switch 18. During testing however, the DC controller block 24 is effectively disconnected from the operation of the remainder of the system through the use of the tristate buffers 26, which are programmed by the control logic block 28. That is, the control logic block 28 activates the tristate buffers 26 to remove the function of the DC controller block 24 from the remainder of the system. This isolates the DC controller block 24 and prevents the same from affecting testing of the system.

The test path, as will be further discussed below, covers the BERT pattern generator 16 through the control logic block 28 to the framer block 30 onto the LIU blocks 32, through the transmission lines 14. Alternatively, other apparatus in the test path may be similarly tested.

To perform BERT, certain number of parameters needs to be specified. For example, a parameter may include the test pattern type generated by the BERT pattern generator 16 as being either a pseudorandom or repetitive type. Another pattern may be the test failure threshold for determining whether or not BERT was successful indicating that the quality of transmission is acceptable. Yet another parameter may be

error injection, which refers to the bit errors intentionally inserted by the user into the test pattern. A last pattern may include the duration of the test, which is the number of user-specified minutes of the test time.

5 The above-specified parameters are included in a profile, which is a group of test parameters defining the characteristics of the test that is to be run, such as the parameters discussed above. This will be more clearly explained later.

10 There are standards for defining the length of pseudorandom patterns, which have been adopted by the industry at large. The pattern length refers to the number of bits after which the pattern is repeated. For example, according to the CCITT/ITU standards, a 0.151 standard may include three different test pattern lengths. This is shown in Fig. 3 wherein various different test pattern types are shown to comprise of different pattern lengths. For example, the particular standard 0.151 defines the pattern lengths $2^{15} - 1$, $2^{20} - 1$ and $2^{23} - 1$.

15 Fig. 4 shows examples of repetitive test patterns that may be employed for testing of the system 10 (in Figs. 1 and 2) and used in the form of profiles. There is a direct correlation between the length of the pattern and test reliability in that the greater the length of the pattern, the more reliable the outcome of the test. Additionally, there is a correlation between the duration of the test and reliability thereof.

20 To run BERT on a transmission line, the test parameters stated above: the test pattern type; the test failure threshold; the error injection; and the duration of the test, are generally specified by a user. For example, if there are 20 lines from the telco switch 18 for each of those lines, the user specifies these parameters.

25 Thus, in an embodiment of the present invention, the different parameters are caused to be combined into a user-defined profile and given a particular profile number. Once defined, this profile remains in nonvolatile memory (such as NVRAM) until erased. In the preferred embodiment shown in Fig. 2, the profiles may be maintained by the testing equipment.

30 To run BERT, two values are required; one value is the profile number and the other value is the transmission line number on which BERT is to be performed. In fact, a range of profiles may be defined by the user and is accordingly user-programmable.

The transmission lines on which BERT is to be run is similarly programmable by the user.

The different profiles, which are assigned particular parameters are identified by a value or number and subsequently retrieved for testing purposed using the value assigned to them. Furthermore, multiple profiles may be used to test a transmission line (such as the transmission lines 14 (in Figs. 1 and 2) automatically without any user intervention. For example, profiles having numbers ranging from 1 to 20 may be automatically generated for testing of a particular transmission line. Each of these profiles, in turn, has associated therewith particular parameters, which are pre-assigned by the user.

Accordingly, with the use of profiles, there is no need to provide different parameters every time a test is performed and the user is able to conduct testing of a transmission line using different test patterns automatically. Hence, using multiple profiles, allows the user to run BERT on multiple controllers without having to wait for a single test to be completed prior to starting testing of the line using a different test criteria. This minimizes user interaction, which in turn, substantially improves the speed of testing. Moreover, if transmission lines are being tested, the lines may be tested simultaneously using various profiles, which additionally, reduces testing time.

While the invention has been particularly shown and described with reference to certain preferred embodiments, it will be understood by those skilled in the art that various alterations and modifications in form and detail may be made therein. Accordingly, it is intended that the following claims cover all such alterations and modifications as fall within the true spirit and scope of the invention.

What we claim is:

CLAIMS

1 1. A computer readable medium having stored therein computer readable program
2 code for performing Bit Error Rate Testing (BERT) on a digital system, the digital
3 system including a test equipment coupled to at least one transmission line for
4 transferring digital information between the test equipment and a company office
5 comprising instructions for performing the following steps:

6
7 causing storage of a plurality of predetermined profiles, each profile having
8 associated therewith at least one parameter for measuring the integrity of a test
9 equipment or transmission lines, said at least one of the parameters including at least
10 one of test pattern;

11 transmitting the predetermined profiles through the transmission lines
12 automatically in a predetermined order thereby avoiding user interaction; and

13 receiving information responsive to the profiles through the transmission line,
14 wherein the received information is verified against the information included in the
15 profiles for determining the integrity of the test equipment or the transmission lines.

1 2. A method as recited in claim 1 wherein said profiles further include an error
2 threshold parameter for setting the tolerance beyond which errors in the test
3 equipment or transmission lines being tested are unacceptable.

1 3. A method as recited in claim 1 wherein said profiles further include a test
2 duration parameter for setting the time by which the BERT will be completed.

1 4. A method as recited in claim 1 wherein said profiles are automatically provided
2 to each of the transmission lines, the lines being tested together without awaiting
3 completion of testing of a line prior to starting testing of another line.

1 5. A method as recited in claim 1 wherein during said storing step, said profiles are
2 stored in a RAM.

1 6. A method as recited in claim 1 wherein said profiles are individual alterable by
2 the user thereby providing customization of the BERT to fit the various
3 characteristics of the test equipment or transmission lines undergoing testing.

1 7. A method as recited in claim 1 wherein said method is employed by an Internet
2 Service Provider (ISP).

1 8. A digital system for performing Bit Error Rate Testing (BERT) comprising:
2
3 a test equipment coupled to at least one transmission line for transferring
4 digital information between the test equipment and a company office;
5
6 a bit error generator coupled to the transmission lines for generating test
7 patterns;
8
9 means for storing a plurality of predetermined profiles, each profile having
10 associated therewith at least one parameter for measuring the integrity of the
11 test equipment or the transmission lines, said at least one of the parameters
12 including one of the generated test patterns, the predetermined profiles being
13 automatically sent in a predetermined order thereby avoiding user interaction,
14 said test equipment for receiving information responsive to the profiles sent
15 through the transmission line,
16
17 wherein the received information is verified against the information
18 included in the profiles for determining the integrity of the test equipment or the
19 transmission lines.

1 9. A digital system as recited in claim 8 wherein said profiles further include an
2 error threshold parameter for setting the tolerance beyond which errors in the test
3 equipment or transmission lines being tested are unacceptable.
4

1 10. A digital system as recited in claim 8 wherein said profiles further include a test
2 duration parameter for setting the time by which the BERT will be completed.
3

1 11. A digital system as recited in claim 8 wherein said profiles are automatically
2 provided to each of the transmission lines, the lines being tested together without
3 awaiting completion of testing of a line prior to starting testing of another line
4

1 12. A digital system as recited in claim 8 wherein during said storing step, said
2 profiles are stored in a RAM.
3

ABSTRACT

A digital system for Bit Error Rate Testing (BERT) of test transmission lines and/or devices and including a test equipment coupled to at least one transmission line for transferring digital information between the test equipment and a company office, a bit error generator coupled to the transmission lines for generating test patterns, a device for storing a plurality of predetermined profiles, each profile having associated therewith at least one parameter for measuring the integrity of the test equipment or the transmission lines, the parameters including one of the generated test patterns. The predetermined profiles are automatically sent through the test equipment and the transmission lines in a predetermined order thereby avoiding user interaction, the test equipment receives information responsive to the profiles sent through the transmission line, wherein the received information is verified against the information included in the profiles for determining the integrity of the test equipment or the transmission lines.

10




FIG. 1

10




FIG. 2

PSEUDORANDOM PATTERN GENERATION

| PATTERN TYPE | |
|--------------|-----------------------------|
| $2^3 - 1$ | |
| $2^4 - 1$ | |
| $2^5 - 1$ | |
| $2^6 - 1$ | |
| $2^7 - 1$ | |
| $2^7 - 1$ | Fractional T1 LB Activate |
| $2^7 - 1$ | Fractional T1 LB Deactivate |
| $2^9 - 1$ | 0.153 (511 type) |
| $2^{10} - 1$ | |
| $2^{11} - 1$ | 0.152 and 0.153 (2047 type) |
| $2^{15} - 1$ | 0.151 |
| $2^{17} - 1$ | |
| $2^{18} - 1$ | |
| $2^{20} - 1$ | 0.153 |
| $2^{20} - 1$ | 0.151 QRSS (PCR. 6=1) |
| $2^{21} - 1$ | |
| $2^{22} - 1$ | |
| $2^{23} - 1$ | 0.151 |
| $2^{25} - 1$ | |
| $2^{28} - 1$ | |
| $2^{29} - 1$ | |
| $2^{31} - 1$ | |
| $2^{32} - 1$ | (see note below) |

FIG. 3

REPETITIVE PATTERN GENERATION

| PATTERN TYPE |
|-----------------------------------|
| all ones |
| all zeros |
| alternating ones and zeros |
| double alternating ones and zeros |
| 3 in 24 |
| 1 in 16 |
| 1 in 8 |
| 1 in 4 |
| D4 Line Loopback Activate |
| D4 Line Loopback Deactivate |

FIG. 4

RECEIVED
AUG - 7 2000
2700 MAIL ROOMSUPPLEMENTAL DECLARATION, POWER OF ATTORNEY AND PETITION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled "USING PROFILES TO PERFORM BIT ERROR RATE TESTING" the specification of which

☒ is attached hereto

☐ was filed on _____ as Application Serial No. _____
and was amended on _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, § 1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) or U.S. provisional application(s) for patent or inventor's certificate listed below and have also identified below any foreign application or U.S. provisional application(s) for patent or inventor's certificate having a filing date before that of the application of which priority is claimed.

Prior Foreign/U.S. Provisional Application(s)

| | | | Priority Claimed | |
|----------|-----------|--------------------------|------------------|----|
| (Number) | (Country) | (Day, month, year filed) | Yes | No |
| (Number) | (Country) | (Day, month, year filed) | Yes | No |
| (Number) | (Country) | (Day, month, year filed) | Yes | No |

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

| | | |
|--------------------------|----------------|--|
| 09/132,567 | 11 August 1998 | Pending |
| (Application Serial No.) | Filing Date | (Status: Patented, pending, abandoned) |

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

And I hereby appoint MARYAM IMAM Reg. 38,190 of IMAM & ASSOCIATES, Two North Second St., Suite 1100, San Jose, CA 95113 (408) 271-8752, as my attorney with full power of substitution and revocation, to prosecute said application and to transact in connection therewith all business in the Patent and Trademark Office and before competent International Authorities.

Jul-28-00 02:37pm From-

T-104 P.03/03 F-008

EXPRESS MAIL NO.: EK039197480US

Address all telephone calls to Maryam Imam at (408) 271-8752 and address all correspondence to:

Maryam Imam, Esq.
 IMAM & ASSOCIATES
 Two North Second St., Suite 1100
 San Jose, California 95113

Wherefore I pray that Letters Patent be granted to me for the invention or discovery described and claimed in the foregoing specification and claims, and I hereby subscribe my name to the foregoing specification and claims, declaration, power of attorney, and this petition.

Full Name of First Inventor: Pankaj MalhotraHome Address: 730 E. Evelyn Ave., #416, Sunnyvale, CA 94086Post Office Address: Same as aboveCitizenship: IndiaInventor's Signature: [Signature] Date: 7/28/2000Full Name of Second Inventor: Michael SegalHome Address: 10266 Virginia Swan Place, Cupertino, CA 95014Post Office Address: Same as aboveCitizenship: IsraelInventor's Signature: [Signature] Date: 7/28/2000